A 2D layer of spherical, crystalline Ge nanodots embedded in a SiO 2 layer was formed by low pressure chemical vapour deposition combined with furnace oxidation and rapid thermal annealing. The samples were characterized structurally by using transmission electron microscopy and Rutherford back scattering spectrometry, as well as electrically by measuring C-V and I-V characteristics. It was found that formation of a high density Ge dots took place due to oxidation induced Ge segregation. The dots were situated in the SiO 2 at the average distance 5 -6 nm from the substrate. Strong evidence of charge storage effect in the crystalline Ge-nanodot layer was demonstrated by the hysteresis behavior of the high-frequency C-V curves.
Introduction
Group IV elements nanocrystals (NCs-Si, Ge) embedded in SiO 2 have attracted much attention due to their possible applications in integrated optoelectronic devices and high density nonvolatile memories [1, 2] . It has been shown that such NCs contained in thin gate oxides, exhibit charge storage properties with nonvolatile or DRAM-like memory behaviour [3, 4] . Due to the discrete charge traps (nanocrystals), the use of a floating gate composed of isolated nanodots reduces the problems of charge loss encountered in conventional flash memories. Thus, it is possible to achieve lower operating voltages, better en- * Presented at the International Conference on Semiconductor Materials and Optics, SMMO 2008, October 9-10, 2008, Warsaw, Poland † E-mail: nowikow@biz.by ‡ E-mail: gaiduk@phys.au.dk durance and faster write/erase speeds due to the use of the thinner injection oxides.
Self-assembling of silicon or germanium NCs in SiO 2 layers fabricated by using low-energy ion implantation and different deposition techniques has been studied by several groups [5] [6] [7] [8] . Strong memory effects in MOS devices using oxides with such NCs were reported. However, the implantation technique can cause Ge to be located at the silicon -tunnel oxide interface, forming trap sites that can degrade device performance [5] . The growth technique was demonstrated in previous articles [9, 10] , which is based on molecular beam epitaxial deposition of 0.7-1.0 nm thick Ge layer followed by rapid thermal processing. However, the MBE deposition cannot be used for serial production yet. Thus, an alternative method for production of Ge nanocrystals by using a simple technique that is well compatible with conventional technology growth is proposed in this paper. The method includes the following steps: low pressure chemical vapor deposition (LPCVD) 1 of a thin SiGe layer; thermal wet or dry oxidation; and thermal treatment in inert ambient. Therefore, the present work demonstrates the method of LPCVD formation of Ge NCs based on oxidation induced Ge segregation.
Experiment
Wafers of n-type (001) Si were used as substrates. The uniform SiO 2 layer of 6-nm-thick (tunnel oxide) was first grown in a dry oxygen ambiance. A SiGe layer of 22-nmthick was then deposited in LPCVD chamber at 560°C. The sandwiched SiGe/SiO 2 /Si samples were thermally oxidized in either wet or dry oxygen ambiance at 850 -900°C for 10 -90 min; i.e. at a temperature lower than Ge melting point (937°C). Finally, thermally oxidized structures were heated in dry nitrogen ambient at 900°C for 30 s. A reference sample of 6-nm-SiO 2 /Si with no incorporated Ge NCs was prepared for comparison.
The structures were investigated by transmission electron microscopy (TEM) in plan-view and cross-section geometries with a Philips CM20 instrument operating at 200 keV. The composition and structure of the samples were measured by Rutherford backscattering spectrometry (RBS) using a 1.0-1.5 MeV He + beam and the spectra were analyzed by the RUMP program. Aluminum gates (area 500×500 µm 2 and separation distance of 100 µm between the neighbouring capacitors) have been fabricated for high-frequency capacitance-voltage (C-V ) measurements.
Results and discussion
The typical RBS spectra from as grown and thermally treated samples are shown in Fig. 1 . The RBS spectra simulation shows, that Ge concentration in 22 nm thick SiGe layer is 4.5% or 0.9 nm corresponding. It is clearly observed, that the Ge peak moves in the region of lower energies after thermal oxidation, i.e. the back scattering of the He ions is carried out deeper and thus, it can be suggested, that we observe the Ge pile up at the SiO 2 /SiGe interface. The profile of the Ge pileup, formed by the complete rejection of Ge atoms from the oxide during the oxidation of poly-SiGe layer, testifies the segregation process works. Such oxidation behavior can be explained successfully by a classical binary alloy oxidation theory. There are two reasons for Ge segregation during thermal oxidation in a wet or dry ambient: the first one is that solubility of Ge is very low in SiO 2 , lower than 0.1% [12] , and the second reason is a large difference in Gibbs energies of pure GeO 2 and SiO 2 formation [13, 14] . The compari- son of spectra on the inset Fig. 1 shows that no Ge loss was found after the dry thermal oxidation and no Ge diffusion was found during the thermal annealing in inert ambient. However, the wet thermal oxidation of samples leads to the huge Ge loss (about 30%). Ge incorporation into SiO 2 can be explained, if we take into account, that Ge diffusion at 850°C is slow and the oxidation constant for wet oxidation is two magnitudes higher then the oxidation constant for a dry oxidation process. After that Ge becomes partially oxidized (forming GeO) and evaporates from the oxide.
The results of TEM investigations correlate well with RBS data. Fig. 2 represents bright-and dark-field images of a sample from the wafer oxidized at 900°C for 15 min in O 2 (the wafer is not completely oxidized). Continuous polycrystalline Ge layer is clearly observed on the bright-field cross-section image (Fig. 2a) . The evidence of the polycrystalline structure is shown on Fig. 2b by presenting of a dark-field plan-view image in the Ge (111)-ring. After the whole SiGe layer oxidation and rapid thermal processing, the formation of NCs layer takes place (Figs. 2c, 2d) . Ge NCs show a dark contrast on the grey background of the SiO 2 layer. Spherical and well-separated Ge clusters embedded in the SiO 2 layer are clearly observed. Size and areal density of Ge NCs were measured on brightfield images of a plan-view and cross-section samples from wafer, oxidized at 900°C for 30 min in O 2 followed by reduction at 900°C for 30 s in N 2 . Typical values of size and aerial density were estimated to be 4 -20 nm and 2×10 11 cm −2 respectively. The average distance between NCs and Si substrate was estimated to be 5 -6 nm from the XTEM images and is equal to the thickness of tunnel oxide. These conditions are found to be close to optimal for the given as grown layers. The oxidation and reduction conditions were optimized with consideration of negligible Ge segregation at the Si/SiO 2 interface, the uniform dot-size distribution, a dot density < 10 12 cm −2 (electron transport between the dots was observed for a dot density larger than 10 12 cm −2 ), and the largest possible charge storage capability. The self-assembling phenomenon of Ge NCs in SiO 2 can be explained using two mechanisms. A solubility of Ge in SiO 2 is low and thus, the structures obtained after Ge segregation and piling up Ge between two SiO 2 layers (tunnel oxide and SiO 2 capping layer) were transformed into the supersaturated solution. It is well known that under the thermal treatment decomposition of supersaturated solution takes place, resulting in a new phase formation -Ge nanoclusters. The Ostwald ripening mechanism starts on the next stage, which describes the growth of larger particles at the expense of smaller particles. It requires diffusion of Ge atoms from the valley regions of Ge islands towards their respective centers in order to construct spherical dots for achieving greater volume to surface ratio. Thus, the Ge cluster formation takes place after the complete oxidation of the SiGe capping layer, but still during the oxidation process. During thermal treatment in a N 2 ambiance, the partially oxidized Ge (GeO 2 clusters) is reduced by Si atoms arriving from the SiO 2 /Si interface. It is revealed that Ge dots are formed near their initial positions that happen due to a smaller Ge diffusion coefficient compared to Si. A reduction time longer than the optimized one leads to the formation of bigger Ge NCs by coalescence of smaller Ge NCs and to a concomitant shrinkage in the tunneling distance. A strong evidence of charge storage effect in the Ge NCs layer is demonstrated by the hysteresis behaviour in the high-frequency C-V characteristic for a sample oxidized in conditions close to optimal (Fig. 3) . High positive gate voltages force the C-V curves to be shifted in the direction of stored negative charges. The charge trapping occurs through electron injection from the substrate into the oxide. The increase of V sweep up to 5 V resulted in a gradual increase of the flat-band voltage shift. The maximum voltage shift was obtained in dry O 2 oxidation ambient and was measured to be 0.6 V for V = 5 V. No flat-band voltage shift was observed for the reference sample prepared from wafer with pure SiO 2 . Thus, we assume that the effect of charge storage is Ge NCs related. One of the major reasons for loss of charge in floating gate structures is leakage current. The measured I-V curves from wafers oxidized in both wet and dry ambient are shown on Fig. 4 . It's observed that the dry oxidation leads to almost one magnitude less leakage current at V = 5 V, than that of the wet oxidation samples. The typical value of leakage current for the dry oxide containing Ge NCs is measured to be at the level of 10 −7 A/cm 2 . We suppose that the low value of leakage current was achieved due to high quality dry thermal growth of both tunnel and capping oxides compared to the deposited oxides, used in the other methods of MOS capacitor formation [15] .
Conclusion
We have experimented with the production of thin SiO 2 layers with embedded Ge NCs by combination of CVD, thermal oxidation, and a thermal reduction process. By this fabrication technique it is possible to produce a sheet of crystalline Ge nanodots at any desirable depth in the oxide. We demonstrated the production of a high areal density crystalline Ge dots of 4 -20 nm in diameter situated in the silicon oxide 5 -6 nm from the crystalline Si substrate. The charge storage effect is characterized by C-V characteristics on Al-gate capacitors, and the experiments demonstrate electron injection from the substrate. The flat-band voltage shift of about 0.5 -0.6 V for V sweeps of 3 -5 V are achieved. Typical value of leakage current for the dry oxide containing Ge NCs was measured to be of 10 −7 A/cm 2 .
